IME/XC3S400
1
0
Fork 0
Code Issues Pull Requests Projects Releases 1 Wiki Activity
23 Commits 7 Branches 1 Tag
Entrega_VC
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Gabriel Lima 161413bf3c Merge pull request 'feature/control_logic' (#1) from feature/control_logic into develop 
Reviewed-on: Playgrounds/XC3S400#1
2023-04-18 15:05:27 -03:00
.gitignore
Initial commit
2023-02-07 18:59:37 -03:00
ALU_P379.vhdl
Implement Zero and carry flags in ALU (untested)
2023-02-27 16:18:27 -03:00
constraints.ucf
ALU with load from data bus
2023-02-27 10:34:14 -03:00
main.vhdl
JZing
2023-03-20 10:56:35 -03:00
Opcode descriptions.txt
Add Opcode descriptions.txt
2023-02-27 14:47:18 -03:00
program_counter.vhdl
Implemented program counter (untested)
2023-02-27 15:25:31 -03:00
README.md
Initial commit
2023-02-07 18:59:37 -03:00
Registers.vhdl
MOVing
2023-03-20 09:36:03 -03:00
sevseg.vhdl
SevSeg with example
2023-02-07 21:53:39 -03:00
XC3S400.xise
MOVing
2023-03-20 09:36:03 -03:00

README.md

XC3S400

Digilent Nexys XC3S400 FPGA development board Xilinx ISE project

Description
Digilent Nexys XC3S400 FPGA development board Xilinx ISE project
Readme 126 KiB
Languages
VHDL 100%